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Abstract: This article describes an image processing system based on an intelligent ad-hoc  18 
camera, whose two principle elements are a high speed 1.2 megapixel  Complementary  19 
Metal  Oxide  Semiconductor  (CMOS)  sensor  and  a  Field  Programmable  Gate  Array  20 
(FPGA). The latter is used to control the  various sensor parameter configurations and,  21 
where  desired,  to  receive  and  process  the  images  captured  by  the  CMOS  sensor.  The  22 
flexibility  and  versatility  offered  by  the  new  FPGA  families  makes  it  possible  to  23 
incorporate microprocessors into these reconfigurable devices, and these are normally used  24 
for highly sequential tasks unsuitable for parallelization in hardware. For the present study,  25 
we  used  a  Xilinx  XC4VFX12  FPGA,  which  contains  an  internal  Power  PC  (PPC)  26 
microprocessor. In turn, this contains a standalone system which manages the FPGA image  27 
processing hardware and endows the system with multiple software options for processing  28 
the  images  captured  by  the  CMOS  sensor.  The  system  also  incorporates  an  Ethernet  29 
channel for sending processed and unprocessed images from the FPGA to a remote node.  30 
Consequently,  it  is  possible  to  visualize  and  configure  system  operation  and  captured  31 
and/or processed images remotely.  32 
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1. Introduction   1 
These  days  there  are  numerous  situations  where  one  or  several  machine  vision  cameras  are  2 
routinely used to make daily life more comfortable. For example, they are used in door intercom [1]  3 
and video surveillance applications [2,3] and even in mobile phones [4]. In other situations, it is not  4 
only of interest to visualize images, but also to process them in order to extract certain information  5 
from the automatically captured scene, without the need for direct human intervention. An example  6 
would  be  video  surveillance  systems  capable  of  detecting  that  someone  is  in  the  area  under  7 
surveillance and notifying the police [5]. There is always a common element to all the above examples,  8 
and many others, namely the use of a sensor to capture the image to be visualized. Basically, there are  9 
two current  alternatives: Charged Coupled Device (CCD) sensors and Complementary Metal Oxide  10 
Semiconductor (CMOS) sensors. The former have largely fallen into disuse, fundamentally due to the  11 
better features offered by CMOS technology as regards vision systems capable of image processing.  12 
Although CCD sensors provide better image quality than CMOS sensors, this is not the only factor to  13 
take into consideration when choosing a sensor, and CMOS sensors offer other features such as digital  14 
interface control, high speed exposure, functionality, etc., which render them ideal in terms of the  15 
basic elements of an embedded image capture and processing system.  16 
Consequently, an important contribution of this study is the construction of a specific image capture  17 
and processing platform on which to implement image processing techniques which are adaptable to  18 
different situations [6]. These kinds of platforms are generally known as intelligent cameras, and are  19 
characterized by integrating in one optical system a lighting system, an image capture system and an  20 
image  processing  system.  Thus,  the  processing  system  endows  these  cameras  with  a  level  of  21 
intelligence that permits multiple applications to be implemented without the need for manual control.  22 
In the context of applications, advantages include autonomy, freeing up resources from the processing  23 
load and preventing communication bottlenecks. These advantages are conditioned by constraints of  24 
real-time operating cost, size and capacity.  25 
Generally, intelligent camera hardware (HW) can be divided into three main blocks:  26 
  Data acquisition: essentially comprising the image sensor, although it may include other devices  27 
used to complete the information required by the application (additional lighting, inertia sensors,  28 
GPS, microphones, etc.).  29 
  Processing:  processes  the  information  specific  to  the  application.  The  results  obtained  are  30 
usually sent to a host, trigger other processes or are used in a control loop.  31 
  Communication  interface:  the  interface  through  which  the  camera  communicates  with  the  32 
exterior, with a host or connects to a shared resource.  33 
As  regards  the  processing  devices,  the  most  common  are  microcontrollers  or  microprocessors,  34 
Digital  Signal  Processors  (DSPs),  Field  Programmable  Gate  Arrays  (FPGAs)  and  multimedia  35 
processors. Application Specific Integrated Circuit (ASIC) devices, Single Instruction Multiple Data  36 
(SIMD) processors and embedded FPGA processors (soft/hard cores) are also used. The choice of  37 
which to use will depend on the application, and basic considerations include flexibility, processing  38 
performance,  low  Non-Recursive  Engineering  (NRE)  cost,  low  energy  consumption  and  level  of  39 
programmability.  This  means  that  because  the  HW  used  is  versatile,  it  can  be  used  for  different  40 Sensors 2011, 11  
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applications, adapting only the software (SW). The opposite situation would be systems based on  1 
ASIC devices whose functionality is only for which they were designed. If you want to reuse them for  2 
new applications, this will result in a higher NRE cost because they require at a minimum some new HW.  3 
From  among  these  options,  FPGAs  represent  an  excellent  choice  as  regards  high  performance  4 
applications  and  low  production  level.  Indeed,  FPGAs  have  undergone  remarkable  technological  5 
development in recent years and their use has increased considerably in fields such as aeronautics, the  6 
military, industry and research. Due to the increasing number of logic elements per device, increased  7 
clock frequencies, and to the possibility of using massive parallel processing, FPGAs now come close  8 
to ASICs in terms of data processing tasks. Furthermore, if we consider the possibilities they offer of  9 
instantiating DSP blocks, embedded processors (soft/hard cores) and memory controllers, among other  10 
features, FPGAs constitute a very interesting device for implementing intelligent camera architecture.  11 
The  implementation  of  image  processing  algorithms  on  reconfigurable  hardware  permits  an  12 
increase in algorithm efficiency. Previous studies such as [7] have demonstrated the advantages of  13 
hardware  processing.  In  the  study  cited,  detection  of  moving  objects  in  a  scene  using  Principal  14 
Component Analysis (PCA) techniques was entirely implemented on an FPGA. The high number of  15 
operations required by the PCA technique implies high execution times if conventional processing  16 
platforms, which are normally sequential, are used.  17 
The  bandwidth  necessary  for  the  communication  interface  is  basically  defined  by  whether  18 
complete-resolution images are to be sent, or only certain information. This bandwidth is also closely  19 
related to the image sensor and the number of images or pixels it is capable of capturing per second.  20 
Other factors  to  consider when choosing an  interface include the communication  media  (cable or  21 
wireless), latency, response time and communication compatibility and protocol license. In this article,  22 
we  present a  solution  aimed  at integrating  hardware  and  software  processing  in  the same  device,  23 
specifically, a SCVX4 camera (a smart camera based on Virtex 4). This represents the first version of  24 
an intelligent camera with an architecture based on a Xilinx Virtex 4 FPGA with embedded PowerPC  25 
405 processor. The aim was to implement image processing applications mainly on reconfigurable  26 
hardware, that is, not only to carry out the classical hardware image pre-processing (gain correction  27 
and noise pattern correction, decimation/binning, compression, etc.), but also to implement processing  28 
algorithms  capable  of  extracting  more  abstract  information  (PCA  techniques,  segmentation,  29 
classification, etc.). The system was completed with a PowerPC processor for implementing/managing  30 
mixed  processing,  which  combined  the  execution  of  hardware  processing  blocks  with  software  31 
processing  blocks.  As  regards  image  capture,  we  chose  the  Aptina  (formerly  Micron)  32 
MT9M413C36STM [8], which captures images in black and white at a maximum speed of 500 images  33 
per second, with a maximum spatial resolution of 1,280 ×  1,024 pixels. The system proposed was  34 
validated at architectural level, optimizing the datapath and different pipelines for each design block. It  35 
was not the aim of this study to implement novel image processing, and accordingly, the camera  36 
implemented image processing based on singular value thresholding, which enabled us to validate the  37 
present proposal. With this system, thresholding can be implemented on the hardware or the software  38 
block in order to compare the different implementations at the same time as validating the intelligent  39 
camera architecture.   40 
The remainder of the article is divided into the following sections: Section 2, which reviews some  41 
of the most important studies regarding FPGA image processing; Section 3, which presents the most  42 Sensors 2011, 11  
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relevant characteristics of CMOS and CCD sensors; Section 4, which details the structure of the design  1 
presented here; Section 5, which gives the most significant results obtained in this study, and lastly;  2 
Section 6, which summarizes the most important conclusions.  3 
2. Related Studies  4 
In  many  applications,  real-time  image  processing  requires  rapid  and  continuous  calculation  of  5 
operations in order to run on a determined system. This is basically due to the high computational load  6 
associated with image processing algorithms. Recently, reconfigurable hardware devices have become  7 
an alternative for image processing due to their low cost and many features. However, this type of  8 
device presents considerable problems from the point of view of implementing algorithms, since the  9 
tools  for  their  synthesis  have  not  been  developed  as  far as could be  wished,  nor  have  they been  10 
standardized to date.  11 
Within  the  context  of  image  processing  with  reconfigurable  devices,  an  increasing  number  of  12 
studies  have  been  carried  out, since  FPGAs attain  high  levels  of performance within this  area  of  13 
research and development. However, the fact that the sequential execution of many image processing  14 
algorithms can be partitioned facilitates the design of different processing elements which can operate  15 
in parallel, accelerating execution time.  16 
Since the appearance of FPGAs at the end of the 1980s, their use in image processing has increased  17 
steadily. Initially, the first studies of FPGA processing used a custom machine as the platform [9-11].  18 
At the same time, other studies such as those reported in [12,13], began to use the characteristics of  19 
these devices in simple image pre-processing algorithms. A list of all the machines constructed with  20 
FPGAs from 1994 to 1999 is given in [14].  21 
The  technological  development  of  FPGAs  brought  about  the  gradual  disappearance  of  custom  22 
machines constructed using multiple FPGAs, in favour of a single FPGA operating as a coprocessor.  23 
These thus coexisted with a PC or a DSP, the latter handling the complex computational operations  24 
whilst  the  FPGA  handled  low  level  processing.  Simple  algorithms,  such  as  filter  or  convolution  25 
algorithms,  were  the  habitual  applications  used  in  these  systems.  Some  examples  of  this  type  of  26 
operation are given in [15,16]. This type of system is still very much in use today. Examples of digital  27 
pre-processing techniques are given in [17,18].  28 
The  implementation  of  high  level  algorithm  processing  on  FPGAs  did  not  appear  until  the  29 
beginning of 2000 [19,20], and it was at this point when the new generation of FPGAs began to  30 
emerge, which included new features such as digital processing hardware units, cores and memory  31 
blocks.   32 
As regards studies implementing intelligent cameras with technologies similar to that presented  33 
here, it is possible to find intelligent camera architectures implementing combinations of the various  34 
processing devices available on the market. For example, the WiCA camera, developed by the NXP  35 
research unit (formerly Philips) [21], uses up to two 300 Kpí xel VGA image sensors connected to a  36 
SIMD IC3D processor, with an ATMEL 8051 microcontroller to implement a ZigBee communication  37 
interface.  This  architecture  is  especially  designed  to  achieve  high  performance  low  level  image  38 
processing, where the same operation is applied to all pixels in the image. This camera is oriented to  39 Sensors 2011, 11  
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distributed processing applications, such as, for example, distributed face detection, where fusion of  1 
the detection results from various cameras is merged to reduce failure rates [22].  2 
The  high  speed  intelligent  camera  developed  in  the  Le2i  laboratories  at  the  University  of   3 
Burgundy [23] uses the same Aptina image sensor as that used in the present study. However, in this  4 
case,  a  Xilinx  Virtex-II  FPGA  is  used  to  pre-process  images  at  a  pixel  level  (Sobel  filter,  5 
erosion/dilatation, calculating centre of mass, etc.), before transmitting via USB 2.0 interface.  6 
The SeeMOS architecture presented by LASMEA [24] consists of a 4 Mpixel CMOS LUPA4000  7 
monochrome image sensor with Cypress Semiconductors, an Altera Stratix FPGA complemented by a  8 
Texas  Instruments  TMS320C6455  DSP  and  a  Fireware  communication  interface.  It  also  includes  9 
various  inertia  sensors  (three  accelerometers  and  three  gyroscopes)  integrated  into  the  same  10 
architecture.  The  SeeMOS  camera  is  designed  to  provide  ample  image  processing  flexibility,  and  11 
algorithms can be implemented on either software or hardware.   12 
Other projects of interest, given their Open Source nature, include the intelligent CMU-cam camera,  13 
developed  at  Carnegie  Mellon  University,  and  the  NC3x3  camera  developed  by  Elphel.  The   14 
CMU-cam project [25] is currently developing the third version (CMUcam3), using an Open Source  15 
vision  platform  consisting  of  CIF  resolution  (352  ×   288  pixels)  colour  image  sensor  and  a  16 
microcontroller based on an ARM7TDMI core.  17 
In addition to comprising Open Source software (GNU/GPL license), Elphel’s NC3x3 project [26]  18 
also uses Open Source hardware. This intelligent camera consists of a modular platform (image sensor,  19 
processing and edge amplifier cards, etc.). The latest version released by Elphel is the NC353 camera,  20 
the architecture of which is based on a 5 Mpixel Aptina MT9P001 colour image sensor, a Xilinx  21 
Spartan III FPGA, a 32 bit ETRAX processor which runs on GNU/Linux and a 100 Mbit Ethernet  22 
communication interface. An additional card adds an external SATA port, internal and external USBs,  23 
an interface for synchronizing various cameras and/or sensors, and an internal IDE port. The Elphel  24 
camera  is  distributed  with  HDL  modules  for  image  pre-processing  [Fixed  Pattern  Noise  (FPN)  25 
elimination, RS compensation, etc.] and image compression (JP4, JP6, etc.) via implementation of an  26 
efficient pipeline which provides a continuous flow of images. Pre-processing and compression is  27 
carried out by the FPGA, which employs shared memory to send the images to the ETRAX processor  28 
for transmission via Ethernet.  29 
There are many other OEM cameras developed by manufacturers all over the world: the VC44xx,  30 
developed  by  VC  Vision  Components,  the  NI  17xx  from  National  Instruments,  the  IVC-2D  and   31 
IVC-3D from SICK IVP and the XCI from Sony, to name but a few. The majority of these cameras are  32 
industrial,  which  implies  that  they  are  to  a  large  extent  closed  source  and  inflexible  in  terms  of  33 
implementing new processing algorithms, in addition to being very expensive.  34 
The majority of the systems described here share in common the use of a device dedicated to pixel  35 
level  image  processing  together  with  an  external  processor  which  executes  high  level  software  36 
processing and serves as the communication interface. The capacity to implement efficient processing  37 
algorithms on hardware simplifies the software processing requirements. Thus, the implementation of  38 
these algorithms on reconfigurable hardware in symbiosis with an embedded processor in the same  39 
chip (hard/soft core) constitutes a system which eliminates the need for an external processor, since the  40 
same  embedded  processor  can  manage  both  purely  sequential  processing  and  the  communication  41 Sensors 2011, 11  
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interface. In addition, internal FPGA resources allow hardware reconfiguration without the need to  1 
completely stop device applications.  2 
3. CCD vs. CMOS  3 
As  regards  cameras  and  vision  systems,  the  image  sensor  plays  a  crucial  role  in  system  4 
performance. Although image quality (sensitivity, dynamic range) and resolution (pixel number) are  5 
important  parameters  which  characterize  the  image  sensor,  other  considerations  include  pixel  rate  6 
(number of pixels or images per second), addressing modes (sampling modes, random access), ease of  7 
integration into the system, and the logic necessary to control acquisition.  8 
CCD and CMOS are the two most frequently used technologies in image sensors today [27,28].  9 
CCD  sensors  implement  readout  techniques  based  on  displacement  maps:  the  electron  charge  10 
accumulated by each photodiode from one row (pixel) is displaced to the next in the same column until  11 
the last photodiode in the same, which is connected to an analog converter and data acquisition system.  12 
Control electronics  system  permit synchronized acquisition of values for the entire sensor matrix.  13 
There are three types of CCDs, defined by the readout technique used:   14 
1.  Full frame. The pixel matrix is formed entirely by photodiodes. The sensor takes exposures via  15 
a  mechanical  shutter  release,  and  it  is  necessary  to  displace  the  entire  matrix  to  the  data  16 
acquisition electronics.  17 
2.  Frame Transfer. Half of the matrix is covered by an opaque film. Shutter release in this case is  18 
electronic, and the charge from all the photodiodes is simultaneously displaced to the opaque  19 
area for subsequent readout. This type of CCD achieves lower exposure times and reduces  20 
luminous sensitivity.   21 
3.  Interline  CCD.  The  matrix  includes  intermediate  storage  devices  in  each column and  row,  22 
which avoids noise accumulation due to charge displacement and permits rapid readout. Due to  23 
the type of construction, these CCD sensors suffer from a problem known as Blooming. If one  24 
of the photodiodes is overexposed, this triggers spontaneous charge displacement, affecting all  25 
the  other  photodiodes  in  the  same  column.  Some  CCDs  implement  fabrication  techniques  26 
which mitigate the Blooming effect.  27 
CMOS sensors use the latter technology to implement a photosensitive matrix. They are based on  28 
digital memory readout techniques, using row decoders which permit random access and the selection  29 
of regions or windows of interest. Each pixel contains the electronic circuitry necessary to convert the  30 
electrical charge into tension, and this affects the fill factor which relates the data acquisition area to  31 
the  pixel  matrix  conversion  area.  Thus,  CMOS  sensors  usually  have  a  fill  factor  of  around  50%  32 
compared to the factor of around 100% which CCD sensors can reach. Due to their architecture, these  33 
sensors attain very low readout times and consequently, in order to characterize the image acquisition  34 
task, pixel number per second is used rather than the image number per second used by CCD sensors.  35 
Thus,  CMOS  sensors  are  characterized  by  obtaining  high  pixel  per  second  rates.  In  addition,  by  36 
selecting small pixel subregions, it is possible to obtain image per second rates which are above the  37 
nominal rate for the entire matrix. Other characteristic advantages of CMOS sensors include a high  38 
dynamic range, ease of integration and low Blooming effect. However, a disadvantage is that the  39 
image performance of CMOS sensors is low compared to CCD sensors, mainly due to Fixed Noise  40 Sensors 2011, 11  
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Pattern (FNP). This noise is the consequence of uncertainty in the electrical characteristics of the  1 
electronic circuitry associated with each pixel and each column output amplifier, resulting in an image  2 
presenting static offset. However, the FNP can be eliminated using digital processing, and with CMOS  3 
technology, additional hardware can be integrated into the same chip for this filtering process. Many of  4 
the current CMOS sensors include additional logic which adds more complex readouts (inverted or  5 
rotated images), communication interfaces (I2C), or even prior image processing (decimation, binning).   6 
Cameras employed for vision applications most frequently use CMOS sensors. The lower image  7 
resolution and performance of these sensors is considered almost irrelevant compared to their image  8 
per second rate, selective acquisition of areas of interest, ease of integration and additional features  9 
provided by hardware embedded in the sensor. Furthermore, given that the images produced by this  10 
type of system will be digitally processed, the need for processing to eliminate FNP noise implies a  11 
negligible computational load.  12 
4. APTIMA CMOS Sensors  13 
The  camera  presented  in  this  article  uses  the  monochrome  version  of  the  Aptina  14 
MT9M413C36STM sensor [8]. This is a 1.3 Mpixel CMOS sensor capable of producing 500 images  15 
per second at maximum resolution (1,280 ×  1,024 pixels). Other characteristics of interest include the  16 
possibility of windowing, enabling a minimum region of 1,280 ×  1 pixels to be selected in order to  17 
achieve a speed of 4,000 fps, a 100 bit digital output bus (ten 10-bit pixels each), maximum data  18 
volume of 660 Mbps with a 66 MHz clock and an energy consumption of 300 mW at 300 fps (less  19 
than 150 mW at 60 fps).  20 
This sensor was chosen primarily because of its high speed image capture performance, thus the  21 
final rate of the system (the camera) is defined by hardware processing efficiency. Another interesting  22 
advantage  of  this  system  from  the  point  of  view  of  handling  is  the  possibility  of  exporting  the  23 
Hardware Description Language (HDL) controller implemented on the FPGA to other Aptina models,  24 
since  the  sensors  made  by  this  company  are  highly  compatible.  This  is  the  case  of  the  Aptina  25 
MT9P001sensor, for example, implemented on the Elphel NC353camera. The basic characteristics of  26 
this latter include 5 Mpixel (2.592 H ×  1.944 V) resolution, sensitivity to the entire visible spectrum  27 
and an image per second rate of up to 15 fps (70 fps for VGA resolution). Despite being a CMOS  28 
sensor, its low noise and high sensitivity mean that it is possible to obtain images of a quality comparable  29 
to that of CCD sensors at a low cost and with the ease of integration provided by CMOS technology.  30 
Returning to the MT9M413C36STM sensor, this offers maximum response to the visible spectrum  31 
and  reasonable  sensitivity  to  the  infrared  wavelength,  thus  making  it  especially  useful  for certain  32 
applications (such as night vision, for example).  33 
The sensor’s address system is partial, only permitting rows of interest to be selected, not columns,  34 
and it uses a 10-bit address bus for this function. With this system, it is possible to read specific rows  35 
whilst ignoring others, which increases the number of frames per second when only a certain area of  36 
the image is of interest.  37 
Two shutter release mechanisms are possible, Rolling Shutter (RS) or Global Shutter (GS). The first  38 
executes exposures row by row, whilst the second executes exposure of the entire matrix at the same  39 
time. With the RS method, higher image per second rates are achieved than with the GS method, but it  40 Sensors 2011, 11  
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also has the disadvantage of a time lag between rows which produces distortions to the image if the  1 
scene is not static. In turn, the GS system offers three different shutter and acquisition modes:  2 
  Simultaneous Mode: frame exposure is carried out whilst the previous frame is being read. This  3 
mode increases the image per second rate.  4 
  Sequential Mode: this mode also produces continuous video, but the exposure of an image only  5 
begins once the previous image has been read, producing lower speeds than the simultaneous  6 
mode.   7 
  Single Frame: in this mode, images are acquired at the end of the process, and all exposures  8 
must be executed before the image can be read.  9 
On the basis of the characteristics described above, the sensor chosen made it possible to cover a  10 
very wide variety of applications with requirements that could range from high image capture speed to  11 
high resolution.  12 
5. New Architecture Proposal to Capture/Process Images  13 
The architecture proposed is an intrinsic part of an FPGA, specifically, a Virtex 4 FX (XC4VFX12)  14 
with internal implementation of an embedded system, consisting of a PowerPC (PPC) 405 processor  15 
integrated into the same chip (hard core). In addition to PPC, this FPGA has mainly the following  16 
internal resources:  17 
  Cell Logic Block (CLB), which implements the sequential and combinational logic functions.  18 
A  CLB  is  composed  by  several  slices  where  each  slice  contains  Look  Up  Tables  (LUT),  19 
multiplexers and Flip-Flop registers.  20 
  Input-Output  Block  (IOB).  These  elements  are  related  to  the  input/output  terminals  of  the  21 
FPGA.  22 
  Digital Clock Management (DCM). Thanks to this one, an efficient clock control can be done.  23 
  Block RAM (BRAM): These blocks work as internal RAM of the FPGA  24 
  Hardware Multipliers: Multiply operation is frequently used in many applications. Due to this,  25 
hardware multipliers are available inside of FPGA in order to perform this operation as quickly  26 
as possible.   27 
The FPGA is connected to the Aptina MT9M413C36STM CMOS sensor, 32 Mb of DDR SDRAM  28 
memory, 8 Mb of Flash memory, a 100 Mbit Ethernet transceiver and other I/O peripherals such as an  29 
RS-232 port, LEDS and switches. Figure 1 shows a simplified block diagram of the architecture. The  30 
elements  that  make  up  this  architecture  are  sufficient  to  successfully  perform  image  processing  31 
operations. The DDR memory processes the images captured by the CMOS sensor and shares them  32 
with the PPC. This DDR memory acts as a video buffer for the image acquisition system, and as the  33 
system memory and RAM for the PPC. The Flash memory stores the programme to be executed by the  34 
PPC, which is initially downloaded via a bootloader to the DDR memory. An Ethernet port and the  35 
RS-232 port comprise the communication interfaces.  36 
As  regards  the  FPGA  logic  design  (light  blue  area  in  Figure  1),  all  the  internal  blocks  are  37 
implemented on reconfigurable logic except for the PPC processor, which is implemented on a silicon  38 
chip in the form of a mask-level chip layout (hard core). Management and control of the DDR memory  39 Sensors 2011, 11  
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is carried out by a multi-port controller (Xilinx MPMC core), which permits shared use of its entire  1 
address range or partitioning into various independent banks. This controller is necessary since, as can  2 
be seen in Figure 1, various modules within the system make use of the external DDR memory. In this  3 
way, the MPMC controller arbitrates memory access among the different modules, optimizing the  4 
execution of applications and not penalizing execution of the programme on PPC or on the other  5 
modules. The remaining logic blocks (controllers and peripherals) are connected to and controlled by  6 
the PPC through a local bus. In addition, some blocks are mapped onto the PPC interrupt lines by an  7 
interrupt controller. There are still further blocks which operate as clock generators, JTAG and bus  8 
arbitrators, among other functions, which are necessary for the correct operation of the system.   9 
The HW processing block and the CMOS sensor controller in Figure 1 have an additional, second  10 
interface which provides them with direct access to the memory, and each is connected to a memory  11 
control port. The multi-port memory controller has a FIFO buffer for each channel which, together  12 
with the configurable arbitration mechanism, facilitates pseudo-simultaneous access to the memory  13 
from different ports. Memory access can be random or burst access of up to 4,096 bytes.  14 
Figure 1. Architecture of Intelligent Camera based on FPGA.  15 
  16 
  17 
Of the different blocks which configure the design in Figure 1, the CMOS sensor controller is the  18 
most important, since it enables adjustment of the internal parameters of the sensor from the FPGA  19 
(Figure 2). In this way it is possible to adjust exposure time from 0 to 300 ms, perform configurable  20 
windowing  and  adjust  resolution  via  decimation  of  up  to  an  order  of  10  on  the  CMOS  sensor  21 
resolution (1,280 ×  1,024). The CMOS sensor supports both RS and GS shutter release mechanisms in  22 
the Sequential and Single Frame modes, and these parameters are also configurable for the local bus  23 
system through the register interface implemented within the FPGA CMOS controller.   24 
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Figure 2. FPGA Block diagram of Capturing and Controlling CMOS Sensor.  1 
  2 
  3 
The internal structure logic designed for the CMOS controller (see Figure 2) is managed by two  4 
clock domains, one of 66 MHz (clock signal frequency imposed by the FPGA on the CMOS sensor)  5 
synchronized  with  image  acquisition,  and  another  of  100  MHz  (the  FPGA  master  clock  signal  6 
frequency), synchronized with the system buses. An asynchronous First In First Out (FIFO) memory  7 
with  asymmetric  datapath  width  ensures  compatibility  between  both  clock  domains  and  adapts  8 
datapath width between the image acquisition bus and the system bus. The FIFO is used to generate  9 
data bursts in block data memories of 512 32-bit words.   10 
In each clock cycle, the CMOS sensor delivers 10 10-bit encoded pixels to the FPGA, received by  11 
the FPGA from the asymmetric FIFO, which implements a line buffer (1,280 pixels). The input FIFO  12 
data are truncated to 8 bit in order to optimize the access to external memory. Image size can be  13 
reduced  by  up  to  ten  during  output  by  a  decimator.  Subsequently,  the  data  are  packaged  and  14 
transferred to memory in burst mode.  15 
An acquisition controller manages the FIFO line memory, decimation and the CMOS sensor control  16 
bus, implementing the different image acquisition modes mentioned previously, which are parameterized  17 
by the register interface. Burst mode transfer of the image to memory is also parameterized by register  18 
interfaces. Using an interrupt line, the CMOS controller indicates when the writing burst to memory  19 
has finished and a complete frame has been written.  20 
The asymmetric and asynchronous FIFO memory has a modular, isolated design which facilitates  21 
use of another CMOS sensor module, for example the 5 Mpixel Aptina MT9P001 sensor. Integrating a  22 
new image sensor merely requires specification of the ―Acquisition Controller‖ block specific to the  23 
sensor, adapting the datapath width via the FIFO line memory to the work frequency of the new sensor.  24 
The internal logic of the HW processing block in Figure 1 is analogous to that of the CMOS  25 
controller:  a  direct  memory  access  read/write  bus,  an  interrupt  line  and  connection  to  the  local  26 
peripheral bus (Figure 3). The input datapath is connected with the data processing block, which is  27 
parameterized by the register interface. The data are processed in blocks of 512 pixels and stored in a  28 
FIFO buffer. Data processing is synchronized by the memory access controller and once a pixel block  29 
has been processed, it is overwritten in the memory. The interrupt interface indicates when processing  30 
of a pixel block has terminated.  31 Sensors 2011, 11  
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Figure 3. Internal Block of Hardware Processing Module.  1 
  2 
  3 
All the logic elements forming part of the design implemented on the FPGA are concurrent due to  4 
the hybrid pipeline system that combines the hardware and software domains. System execution flow  5 
can be divided into the following stages:  6 
1.  Writing  image  into  memory  stage:  images  captured  by  the  CMOS  sensor  are  read  by  the  7 
dedicated  controller,  pre-processed  at  bit  level  (decimated)  and  subsequently  packaged  in  8 
discrete pixel blocks and directly transferred in burst mode to the memory.  9 
2.  Hardware processing of image stage: once the first block of pixels has been transferred to the  10 
memory, an interrupt to the PPC processor, which manages the hardware processing of that  11 
pixel block, is generated.   12 
3.  Software processing of image stage: once hardware processing is completed, the corresponding  13 
block generates an interrupt which triggers software processing.   14 
4.  Sending processing results stage: Lastly, the information obtained from the scene or image  15 
after processing can be sent via Ethernet.  16 
In  order  to  simplify  analysis  and  validation  of  the  system,  execution  of  image  processing  is  17 
sequential: the hardware processing is executed first, and then the software processing. As regards  18 
executing  a  specific  processing  algorithm,  the  hardware  and  software  processing  phases  can  be  19 
executed conditionally and/or alternately if necessary to optimize algorithm execution time.   20 
Figure 4 shows the scheduling framework of the pipeline for the execution flow stages mentioned  21 
previously. The schedule diagram starts with the capture of a new image in RS mode, and considers a  22 
null exposure time. The times TI to TII (see Table 1) associated with each stage provide the image per  23 
second rate (fps) at a given point in the pipeline or at the end of a specific stage. It should be noted that  24 
the simultaneous access of different hardware blocks to the memory implies a bottleneck which results  25 
in pipeline stalls between pipeline stages. This is due to the fact that the multi-port memory controller  26 
has one FIFO buffer per port and does not ensure immediate memory access. Thus, non-deterministic  27 Sensors 2011, 11  
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latencies exist associated with each memory access, reducing the image per second rate of the system.  1 
In order to reduce pipeline latencies or stalls, an analysis was carried out of the period of memory  2 
access available to each block involved in the pipeline, to determine and set priorities for each of the  3 
memory controller ports.   4 
Figure 4. Internal Pipeline executing image capture and processing.  5 
  6 
Table 1. Times associated with the Internal Pipeline of Figure 4.  7 
Time (s)  Description 
CMOS CLK T T _ 1 17     Latency from giving the signal to shoot a new 
image with null exposure time. 
CMOS CLK T T _ 2 134     Time to write one row in FIFO buffer. 
CMOS CLK T T _ 3 4    Latency before decimation. 
CMOS CLK T
D
SIZE ROW
T _ 4
_
 




   
Time to decimate one row 
CMOS CLK T SIZE BURST T _ 5 ) 23 _ (      Time to package one burst in FIFO buffer. 
6 ) ) 255 _ (( _ 6 T T SIZE BURST T SYS CLK        Time to write one pixel burst into memory. 
7 ) ) 255 _ (( _ 7 T T SIZE BURST T SYS CLK        Time to read one pixel burst in memory 
) _ ( 8 proc hw f T    HW processing time of one pixel burst. 
9 T   Memory access time between HW processing of 
pixel bursts. Includes memory access latency. 
) _ ( 10 proc sw f T   
SW processing time of one pixel burst loaded in 
Cache Memory. 
11 T  
Memory access time to update one pixel burst for 
SW processing in Cache Memory 
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where:  1 
  TCLK_CMOS: CMOS controller clock signal period (fCLK_CMOS = 66 MHz).  2 
  TCLK_SYS: clock signal period of the architecture’s internal buses (fCLK_SYS = 100 MHz).  3 
  ROW_SIZE: number of pixels per column in the CMOS sensor (1,280 pixels).  4 
  COL_SIZE: number of pixels per row in the CMOS sensor (1,024 pixels).  5 
  D: decimation factor (1 to 10).  6 
  BURST_SIZE: number of words for access memory with a pixel burst.  7 
  N: number of bytes per word of the memory data write bus (4 bytes/word).  8 
  6 T  : memory write latency.  9 
  7 T  : memory read latency.  10 
The  total  image  per  second  rate  the  system  is  capable  of  achieving  is  obtained  from  a  partial  11 
analysis of each stage in execution flow. Thus, for each stage an fps rate is defined or, what is the  12 
same, the execution period of each stage:   13 
1.  TFRAME_MEM: period of the stage where image is written into memory.  14 
2.  TFRAME_HW: period of the hardware processing stage.  15 
3.  TFRAME_SW: period of the software processing stage.  16 
4.  TSEND: period associated with the stage of transmitting image processing results by Ethernet.  17 
When calculating the total frames per second rate, in addition to considering periods associated  18 
with execution stages, sensor exposure time should also be taken into account. Where this exists, the  19 
total frame per second rate is given by Equation (1):  20 
} , , , {
1
_
_ _ _ SEND SW FRAME HW FRAME MEM FRAME EXP T T T T MAX T
rate Frame

   (1)  
The period TFRAME_MEM is given by Equation (2). As can be observed from Figure 4, this period is  21 
principally due to time T5, the time necessary to package a pixel burst in the controller’s FIFO buffer.  22 
The expression includes the possible latency in memory write access 6 T  :  23 
      
 




 






   
frame
BURST
ROW COL
MEM FRAME T T T
N SIZE
D
SIZE SIZE
T T T T 6 6 5
2
3 2 1 _   (2) 
For the rate obtained following the hardware processing represented by  Equation (3), the period  24 
associated with TFRAME_HW is principally due to the size of one pixel burst and the time taken to process  25 
it,  T8,  this  time  depending  on  the  processing  algorithm  implemented..  Note  that  the  hardware  26 
processing datapath is 32 bits or 4 pixels, and high hardware processing performance is obtained by  27 
implementing parallel data processing algorithms. Memory access time is represented by the sum of  28 
time, T9, consisting of the system’s read/write access times and the associated latencies:  29 
    
 




 






      
frame
BURST
ROW COL
HW FRAME T T
N SIZE
D
SIZE SIZE
T T T T T T T 9 8
2
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As regards the TFRAME_SW period of (1) associated with the software processing rate, this mainly  1 
depends  on  algorithm  execution  time  T10  and,  as  in  previous  stages,  on  latencies  due  to  system  2 
memory or Cache access represented by the sum of T11:  3 
Finally,  as  regards  data  transmission  time,  the  bandwidth  is  defined  by  the  interface  and  4 
communication  protocol  used—in  this  case,  Ethernet  100  Mbps  and  TCP/IP.  The  TSEND  period  5 
depends, in the last instance, on the quality of data to be sent. Given that the system is oriented to  6 
internal processing, the quantity of data to transmit is low compared to the quantity of data needed to  7 
transmit a complete image. Furthermore, transmission of a complete processed image is only necessary  8 
during validation and refinement of the processing algorithm, which does not require real time image  9 
transmission. Thus, the data transmission time TSEND does not represent a limitation on the execution  10 
flow of the system.  11 
6. Results  12 
The system for capture and processing of images using a CMOS sensor controlled by an FPGA  13 
described above was validated under the following conditions:  14 
  Pixel  burst  size  of  512  words  for  the  CMOS  Sensor  Controller  and  128  words  for  the  15 
processing HW system.  16 
  The algorithms implemented for hard- and software processing were thresholding. This has  17 
made it possible to compare the two implementation domains.  18 
The FPGA model employed was the Xilinx XC4VFX12 29, using the ISE, EDK and SDK Xilinx  19 
tools, version 10.1. Table 2 gives a summary of the resources consumed in the FPGA.   20 
Table 2. Summary of internal FPGA resources used.  21 
Number of DCMs  1 out of 4  25% 
Number of External IOBs  242 out of 320  75% 
Number of PPC405_ADVs  1 out of 1  100% 
Number of RAMB16s  28 out of 36  77% 
Number of Slices  5,470 out of 5,472  99% 
Number of SLICEMs  395 out of 2,736  14% 
  22 
The present system is limited by the number of occupied slices (almost all are in use), and it is  23 
important to note that the FPGA used has the lowest number of slices of all the FX family (5,472 slices  24 
compared to 63,128 slices in the XC4FX140 chip). Therefore, in order to implement more complex  25 
image processing algorithms it would be necessary to choose a superior FPGA model.  26 
An analysis of the number of slices occupied in the different components of the system is given in  27 
Figure 5, showing a comparative diagram of distribution of occupied slices in the system. It can be  28 
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seen  that  the  component  which  requires  most  slices  is  the  DDR  memory  controller,  with  a  40%  1 
occupation rate, followed by the CMOS controller with an occupation rate of around 15% and the  2 
hardware processing block, occupying around 12% of slices.  3 
Figure 5. Internal FPGA resources occupied by each module of Figure 1.  4 
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  6 
As  regards  timing  and  frequency  constraints,  Table  3  shows  the  results  obtained  from  the  7 
implementation tool following synthesis. It can be seen that all the modules used were well within the  8 
imposed constraints.  9 
As for the actual tests used, the bank of tests employed to validate the camera is given in Figure 6.  10 
It can be observed that the camera is connected to a PC via a serial RS-232 connection and LAN  11 
Ethernet. This is because the camera implements a serial port command interface for test tasks and  12 
configuration,  and  a  TCP/IP  socket,  which  in  addition  to  the  serial  port  functions,  receives  and  13 
transmits the original or processed images.  14 
It is possible to configure the various camera parameters (resolution, decimation factor, RS mode  15 
and exposure time), refine operation at application level and control image acquisition and processing  16 
via the command interface. Images are sent using an image server. Figure 7 shows two real images at  17 
different resolutions captured using the camera.  18 
19 Sensors 2011, 11  
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Table 3. User timing constraints for the developed design.  1 
HW Component  Clock 
Maximum 
Frequency 
(MHz) 
Required 
Frequency 
(MHz) 
PPC405  DPLB0_PLB_Clk  209.266  100 
  DPLB1_PLB_Clk  346.663  100 
  IPLB0_PLB_Clk  287.965  100 
  IPLB1_PLB_Clk  287.965  100 
PLB_SLAVES  PLB_Clk  258.522  100 
BRAM  BRAM_Clk  250.240  100 
RS232  SPLB_Clk  218.948  100 
LEDS  SPLB_Clk  343.536  100 
SWITCHES  SPLB_Clk  343.536  100 
FLASH  MCH_PLB_Clk  174.497  100 
INT_CTRL  SPLB_Clk  265.555  100 
DDR_SDRAM  PLB_Clk  369.399  100 
PLB_CMOS_SENSOR  sysclk  150.115  60 
  MPLB_Clk  195.792  100 
  SPLB_Clk  151.357  100 
ETHERNET_MAC  SPLB_Clk  149.157  100 
  PHY_tx_clk  396.873  100 
  PHY_rx_clk  305.446  100 
PLB_HW_IMAGE_PROCESSING  SPLB_Clk  156.777  100 
  MPLB_Clk  200.906  100 
Figure 6. System used to validate the intelligent camera based on FPGAs.  2 
  3 
Figure 7. Captured and processed image from FPGA with different resolution. On the left,  4 
an 120 ×  102 pixel image and on the right, a 1,280 ×  1,024 pixel image.  5 
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Ethernet  bandwidth  was  tested  using  the  Iperf  tool,  which  measures  maximum  bandwidth  1 
performance for TCP and UDP connections. Transmission and reception was sampled at 5 seconds  2 
intervals over a 100 seconds period. Given the fact that microprocessor is working in several tasks  3 
(included Ethernet data transmission)  the real Ethernet bandwidth decreases until 60 Mbpps. This  4 
situation can be checked in Figure 8, where reception is more irregular than transmission behaviour. In  5 
any case, the results given in Figure 8 show that both transmission and reception bandwidth satisfied  6 
system requirements and the achieved bandwidth is close to maximum rate for Ethernet Phy. device  7 
(up 100 Mbps).  8 
Figure 8. Experimental TCP Bandwidth Test with Ethernet FPGA IP Core.  9 
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  11 
Frame rate is one of the most typical index to validate the efficacy of an image processing system.  12 
Due to this fact, the architecture implemented  has been  tested with four different tests which are  13 
continuously running, in order to extract different frame rates:  14 
  Test 1 (Capture): In this one a simple image capture and loading has been done by the FPGA.  15 
Thanks  to  this  test  the  achieved  frame  rate  will  be  the  best  case  because  no  HW  or  SW  16 
processing is done.   17 
  Test 2 (Capture + SW processing): This situation emulates an application in which the HW  18 
FPGA elements are only used for image capture and the microprocessor (SW stage) runs a SW  19 
image processing application (in our case Thresholding).  20 
  Test 3 (Capture + HW processing): In this case, internal HW FPGA resources are also used to  21 
implement  an  image  processing  algorithm  (Thresholding).  The  Microprocessor  activity  is  22 
reduced to manage and control the different HW enable signals and Ethernet Transmission.   23 
  Test 4 (Capture + SW processing + HW processing): This situation will be the best case to  24 
apply a FPGA as a smart camera. All internal resources (HW and SW) are ready for image  25 
capture and processing application. Thus, HW FPGA internal resources are in charge to capture  26 
and processing image and the Microprocessor also implements a image processing algorithm.  27 
In HW and SW cases, a Thresholding application has been used.  28 Sensors 2011, 11  
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All previous tests have been launched for two different modes: First one is a complete sequential  1 
system in which no parallel process (pipelined) has been implemented. Second one is the opposite, a  2 
system with the maximum parallel level with the capacity to develop. Figure 9 shows the results for  3 
the four different tests in both modes (sequential and pipelined) with different image sizes.  4 
Figure 9. Frame rates for a sequential (upper) and pipelined mode (lower).  5 
  6 
  7 
  8 
The number of frames per second achieved by the parallel mode is higher for all modes presented in  9 
Figure 9. According to the information in this figure, it has been generated Figure 10 which shows the  10 
percentage improvement in parallel mode.   11 Sensors 2011, 11  
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Figure 10. Improved pipelined vs. sequential frame rate.  1 
  2 
  3 
It can be verified the degree of improvement is fairly constant in all cases. This situation is due to  4 
the improvement does not depend on the size of the image. If it is greater, the system with parallel  5 
mode is at full capacity after an initial latency. In the situations shown in Figure 10, it is important to  6 
highlight the results achieved in ―Improved Rate Capture and Processing Software‖. The percentage  7 
improvement in parallel improves at less 80% than sequentially. This is because through the parallel  8 
mode, while an image is processed simultaneously a new image is captured.  9 
7. Conclusions  10 
This article presents the architecture for image capture and processing using a high speed CMOS  11 
sensor implemented on an FPGA. In the present proposal, a versatile hardware/software system was  12 
implemented on the above platform, which enabled us to develop an intelligent camera based on an  13 
FPGA, capable of internal image processing without need to use an external PC. The existence of a  14 
embedded microprocessor in the FPGA provides the system with the flexibility to choose which parts  15 
of an image processing algorithm to implement on the software (programme housed in the microprocessor)  16 
or hardware (using the HDL modules which are encapsulated as microprocessor peripherals): Thus,  17 
and with the aim of parallelizing tasks in order to attain concurrent execution, it is possible to attain  18 
high  speed  image  processing.  In  order  to  obtain  the  highest  fps  rate  possible,  an  exhaustive  and   19 
in-depth analysis was carried out of the time consumed by each FPGA internal logic block.  20 
Due to the hardware features of the architecture developed here, an Ethernet channel is available,  21 
providing  the  system  with  the  possibility  of  remote  configuration  of  the  CMOS  sensor’s  internal  22 
parameters and other parameters of the image to be processed. Furthermore, and due to this possibility,  23 Sensors 2011, 11  
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images can be sent to a remote location with or without FPGA processing. The present study also  1 
included an in-depth test of the Xilinx Ethernet controller function, demonstrating that with a real-life  2 
platform and a specific application, the maximum transmission and reception rates supplied by Xilinx  3 
are not viable.   4 
The use of Aptina CMOS sensors, and consequently, the use of HDL modules to control them,  5 
means that these can be reused in other sensor models without requiring more than minor modifications  6 
to the control and data buses connecting the FPGA and the CMOS sensor.  7 
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